Abstract-Many approaches to switching in optoelectronic and optical networks decompose the switching function across multiple stages or hops. This paper addresses the problem of determining whether two multi-stage or multi-hop networks are functionally equivalent. Various ad-hoc methods have been used in the past to establish such equivalences. A systematic method for determining equivalence is presented based on properties of the link permutations used to interconnect stages of the network. This method is of use in laying out multistage networks, in determining optimal channel assignments for multi-hop networks, and in establishing the routing required in such networks. A purely graphical variant of the method, requiring no mathematics or calculations, is also described.
I. Introduction
T HE growth in demand for communications switching capability is set to exceed the capacity of allelectronic switching systems. Switch designers have responded by incorporating opto-electronic and optical elements in switches and routers (e.g., [1] , [2] ). The use of optical elements offers potentially larger bandwidth and reduced crosstalk compared to purely electronic systems. The different capabilities of optical systems, such as bend radius constraints in waveguides, space variance considerations in free-space optics, and the absence of low-cost optical memory, mean that novel switch architectures are required to implement optical and opto-electronic packet switching [3] .
Many designs for optical and opto-electronic switching distribute the switching function across multiple small switching elements, whose interconnection pattern dictates the overall switch properties. Examples include Shufflenet [4] and GEMNET [5] . These are implemented either as multi-stage networks (where there is a one-to-one correspondence between links in the logical switch architecture and links in the physically realised network) or as multi-hop networks (where links in the logical architecture correspond to WDM channels in the implementation, and where physical interconnection is typically achieved using a passive optical star).
Many such designs are based on architectures originally proposed for electronic switching such as the omega network [6] and the butterfly network. This paper addresses the question of when two such networks can be said to be functionally equivalent. Two networks are regarded as M. Collier is with the Research Institute for Networks and Communications Engineering (RINCE), Dublin City University, Dublin 9, Ireland. E-mail: martin.collier@rince.ie. This paper is scheduled to appear in September 2002 functionally equivalent in this paper if they cannot be distinguished on the basis of the response at the output ports to any pattern of inputs. This topic is important for a number of reasons.
• It is of theoretical importance, since if a class of networks can be shown to be functionally equivalent, theoretical results obtained for one member of the class may be applied to all members of the class.
• It is of practical importance in the construction of such networks, since it is rarely possible to lay out such networks exactly in accordance with their formal description.
• It provides insight into the properties of such networks.
This problem has been addressed many times in the past, using a variety of ad-hoc methods (e.g., [7] , [8] , [9] , [10] , [11] ). However, the interconnections between stages in optical multi-stage switches pose unique problems, such as optical crosstalk in systems based on directional couplers [12] , and image rotation in systems featuring polymer fibreimage guides [2] . These issues can lead switch designers to seek alternative interconnection patterns, which result in unchanged functionality of the switch, but which avoid the problems associated with implementing classical interconnection patterns optically.
Hence a demand exists for a systematic procedure for investigating functional equivalences in multi-stage networks. Such a procedure is presented here, which may readily be implemented as a computer program, and which applies to a wide class of multi-stage networks. The extended procedure to be applied in the case where a network does not belong to this class will be presented in another paper.
II. Notation and Approach
A prerequisite for the comparison of two multi-stage networks is a common method of description. The approach here uses the notation of Chapter Two of [13] with some refinements required for the problem in hand. We consider regular networks comprising n stages of k × k switch elements, and which thus have k n inputs and outputs. For the remainder of the paper, it shall be assumed that k = 2. This is in the interests of notational simplicity -the extension of the method described here to other values of k is straightforward.
An obvious tool to use in investigating the properties of multi-stage networks is graph theory, since the links and nodes of the switch map readily into the edges and vertices of the graph. However, whilst graph theory allows us to explore the connectivity of a network, it tells us little about routing in the network (and thus blocking), unless the vertices are labelled. A distinction may be made between three levels of equivalence: topological equivalence, isomorphism and functional equivalence ([13] , section 2.1.1). Two networks are functionally equivalent if they support the same permutations, i.e., if they have the same blocking properties. They are isomorphic if a re-ordering of the switch elements, inputs and outputs of one network gives rise to the second. They are topologically equivalent if they have the same graph.
For example, consider the simple networks shown in Fig.  1 . The two networks shown have the same graph (shown in Fig. 1(c) )and so by definition are topologically equivalent, but the routing algorithm in each is different.
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Labelling the vertices circumvents this difficulty, allowing the two networks to be distinguished. The same result will be achieved in this paper by introducing the concepts of link addresses and link permutations. Note that 2 n links enter and leave each stage of the switch. The link address is simply the number of the link on which a packet leaves the stage, with address 000. . . 0 being the address of the lowest link. 
Consider the 2 n × 2 n network shown in Fig. 2 . It is completely defined by the set of n + 1 link permutations {LP n , LP n−1 , . . . , LP 0 }. In this paper, attention shall be restricted to a class of link permutations called bit-shuffling 1 The routing algorithm is the same in both cases if output ports are defined in terms of the downstream switch elements to which they are connected. However, high-speed routing requires that the routing decision in a 2 × 2 switch should reduce to "exit via the upper port" or "exit via the lower port", the outcome of which decision is different for the switch element in the southwest corner of Fig. 1(a) and Fig.  1(b 
The inverse perfect shuffle of scope 2 k , denotedσ k−1 , is a bit-shuffling permutation where:
The butterfly permutation of scope 2 k , denoted β k−1 , is a bit-shuffling permutation where:
The bit-reversal permutation of scope 2 k , denoted ρ k−1 , is a bit-shuffling permutation where:
The straight-through or identity permutation, denoted I is a bit-shuffling permutation where:
One of the key benefits of the link permutation notation above is that it can be used to investigate what happens if one link permutation is immediately followed by another. This can be described mathematically using a product notation, essentially the same as that used for matrix multiplication. For example, suppose that a link permutation LP a is immediately followed by a link permutation LP b . A signal entering the first link permutation on link x will emerge on link LP a (x), and enter the second link permutation on that link, emerging at link LP b (LP a (x)). The concatenation of these two link permutations is equivalent to a single link permutation LP c defined by:
written in reverse order as
so as to correspond to the order of link permutations in diagrams.
Hence LP c may be described as the product
A link permutation LP a is said to be the inverse transformation of a link permutation LP b if, and only if:
Then LP a may be written as:
Some properties of concatenated link permutations used later in the paper are given in the Appendix. The framework of notation above can now be used to compactly define many well-known multi-stage networks.
The baseline network [7] is defined by:
A 16 × 16 baseline network is shown in Fig. 3 (the significance of the paths through the switch indicated by dashed lines will be explained later).
The omega network [6] is defined by:
A 16 × 16 omega network is shown in Fig. 4 . The butterfly network 2 or n-cube network [15] is defined by: The reverse network (network B) of network A may be obtained by setting LP
Hence the reverse butterfly network is defined by:
The reverse baseline network is defined by:
The segmented two-shuffle network is a rather more complex network, proposed by Cloonan et al. [11] for use with free-space optical interconnects. This is an example of a 3-D network, where each switch element is defined by its position in a row and column within each stage. Hence the link address is defined by a triple (R, C, b 0 ) identifying the row and column occupied by the switch element, and to which of its input or output ports the link is connected. The number of columns (called the segment size in [11] ) is H = 2 h . Hence the number of rows is 2 n−1−h for a 2 n × 2 n switch. The switch illustrated in Figs. 5(b) and 7(c) of [11] features the parameters n = 5 and h = 2. Fig. 6 shows such a switch with parameters n = 4 and h = 1.
The switch uses the perfect shuffle as a link permutation in every stage. However, for h stages of the switch, the perfect shuffle is performed horizontally (across columns) and in the other stages it is performed vertically (across rows). Formally the switch (network A) may be defined by the following link permutations:
Writing the link address (R, C, b 0 ) as a uni-dimensional n-bit address R.2 h+1 + C.2 + b 0 , this may be rewritten as:
III. Functional Equivalence A. The Tramline Transformation
The approach taken to establishing functional equivalence of two networks A and B takes as a starting point that used by Wu and Feng in their classic papers [7] , [8] on this topic. They used the concept of a logical numbering of switch elements in a stage to establish this equivalence -if the logical numbers describing a switch element and the two downstream elements to which it is connected in network A correspond to the physical numbers of switch elements in network B, then the two networks are isomorphic.
Here, the switch elements in network A are physically moved to effect the reordering. If, after this operation, the link permutations between stages are identical to those in network B, isomorphism has been established.
When a switch element is moved to a new position with respect to its neighbours in a switching stage, the change in the switch layout which results may be described using the concept of the tramline transformation.
A tramline transformation of 2 n links is a link permutation T T : x → y where y is even for x even and:
If a switching stage is preceded by a tramline transformation and followed by the inverse of that transformation, then the ordering of switch elements in that stage is changed, but the connectivity to the rest of the network is unaffected. This is illustrated in Fig. 7 .
B. Verifying equivalence
This suggests a scheme for verifying the equivalence of two networks A and B. Each stage k of network A is preceded by a link permutation T Fig. 8 . If a set {T AB k } can be found for which each link permutation in the set (for 0 ≤ k < n) is a tramline transformation, and for which
then networks A and B are isomorphic. It can easily be shown, by manipulating the above identity using the rules of matrix multiplication, that these transformations satisfy the recurrence relation:
It may be shown by induction that:
where DP k is called the downstream permutation 3 for stage k and is defined as:
DP A k and DP B k may be determined from a knowledge of the link permutations in networks A and B, and since, by assumption, these are all bit-shuffling permutations, so too are the respective downstream permutations.
Defining lsb A (k) as the bit position to which bit zero is shuffled by DP network B), it follows that T AB k performs the following operation on bit zero of its input if it is a tramline transformation:
Hence, and observing that T AB 0 must also be a tramline transformation, it must satisfy the following properties:
where:
This transformation must be bijective if T AB 0 is to be a link permutation. If this property is satisfied, it may be concluded that the two networks are isomorphic. It will be shown presently that, for a network of the form of Fig. 2 , where all the link permutations are bit-shuffling permutations, a necessary and sufficient condition for all network outputs to be reachable from the inputs is that the set {lsb(k)}, 0 < k < n, be a permutation of the set {1, 2, . . . , n − 1}. (12) for certain settings of the downstream switch elements. A similar argument may be used to show that after the packet passes through the next stage of the switch (stage n − 2), the switching decision there, for certain settings of the downstream switch elements, is such that
C. The downstream permutation
However, if lsb(n − 1) = lsb(n − 2), it follows that the value of d lsb(n−1) is independent of r n−2 . Thus, (12) holds regardless of the setting of the switch elements in stage n − 2. Applying this argument iteratively to the downstream stages, it may be concluded that (12) holds for all settings of the downstream switch elements, if there is no stage k for which lsb(k) = lsb(n − 1). Applying the same logic to the other switch stages, it follows that a packet can be routed to any link address d n−1 d n−2 . . . d 0 at the output of stage 0 by setting :
and lsb(j) = 0 for 0 < j < n, or, equivalently, provided that the set {lsb(1), lsb (2), . . . , lsb(n − 1)} is a permutation of the set {1, 2, . . . , n − 1}. Since stage 0 is followed by the link permutation LP 0 , the actual destination of the packet is:
Hence, the routing strategy for the switch may readily be determined from a knowledge of LP 0 and the set {lsb(k)}.
D. Exact equivalence and blocking
Note that, from Fig. 8 , in order for the numbering of input and output ports to be identical in networks A and B, it is required that:
. If this is the case for two isomorphic networks, they are said to be exactly equivalent. Exact equivalence implies functional equivalence, although it is a stronger property. If network A is not exactly equivalent to network B it may be preceded by a link permutation
and followed by a link permutation
to obtain a network exactly equivalent to B. These link permutations are not required to be tramline transformations. If two networks are functionally equivalent, not only are the routing algorithms for the two networks the same, but the stages in the switch at which internal contention will occur between two packets will be identical. There are few contexts in which functional equivalence between two networks is required 4 . Thus, it is rarely necessary to introduce the link permutation T AB in . T AB out may also be dispensed with, if the routing algorithm of network A is chosen to emulate the routing in network B.
The permutation T AB out may be used to determine the routing algorithm required in network A, if the routing algorithm for network B is known, and both networks are isomorphic. For example, suppose that it is known that the appropriate routing tag for network B is r n−1 r n−2 . . .
, that the switching decision required at stage j is r j = d j . It follows from the concept of exact equivalence that, if network A is followed by a link permutation T AB out , it will also route packets to the output port with address r n−1 r n−2 . . . r 0 . If T AB out is omitted, data will be routed to the destination:
It follows that the required pattern of bits in the routing tag for network A is given by:
E. Multi-hop networks
The discussion up to this point applies to multi-stage rather than multi-hop networks. Logically multi-hop architectures derived from multi-stage networks may be distinguished fr om the latter by three properties: 1. Each switch element acts as a source and sink of packets. 2. The outputs of the switch are looped back to the inputs. Thus the numbering of stages is arbitrary. 3. The destination of a packet is defined by the stage number and switch element address, not by the link address.
Clearly, two multi-hop networks A and B can be shown to be isomorphic by breaking the loop between stages 0 and n − 1 and establishing the equivalence of the resulting multi-stage networks. The routing strategy which routes a packet to switch element i in stage k of network B will route a packet to switch element (T
IV. Some examples A. Downstream permutations for some popular networks

A.1 The butterfly network
The downstream permutation for this network is, from (3) and (10), DP k = β k β k−1 . . . β 1 . We know from Identity 1 in the Appendix that DP k =σ k . This moves bit zero to bit k. Hence lsb(k) = k. Recall that bit lsb(k) of a packet's link address at the outputs of stage zero is determined by the switching decision at stage k (for 0 < k < n). Since LP 0 = I for the butterfly network, it follows that the routing strategy is to switch the packet at stage k based on bit k of the destination address. Hence
A.2 The Omega network
Here, using (10) and (2), DP k = (σ n−1 ) k . Hence lsb(k) = k and the routing strategy required is identical to that of the butterfly network.
A.3 The baseline network
Here, DP k =σ kσk−1 . . .σ 1 = ρ k (using Identity 2). Hence lsb(k) = k, implying the same routing strategy as the two earlier networks.
A. 4 The reverse butterfly network From (4), DP k = β n−k β n−k+1 . . . β n−1 . It follows from Identity 3 that DP k =σ n−k−1 σ n−1 . The permutation σ n−k−1 moves bit zero to the position of bit n − k − 1. The permutation σ n−1 moves the bit in position n − k − 1 to bit position n − k. Thus, lsb(k) = n − k for 0 < k < n. It follows that packets appear at link address r 0 r 1 . . . r n−1 at the output of stage 0, where r k is the switching decision made at stage k. They are then re-ordered by LP 0 , appearing at the switch output r n−1 r 0 r 1 . . . r n−2 .
A.5 The reverse baseline network
Thus the routing is the same as in the butterfly network.
B. Equivalence of the butterfly network and the Omega network
The simplicity of the method described here shall be demonstrated by verifying a well-known result. The equivalence of these two networks was established by Wu and Feng in [7] 5 . Network A is the butterfly network. We have found above that DP A k =σ k and lsb A (k) = k. Network B is the Omega network, for which DP k = (σ n−1 ) k and lsb B (k) = k. It follows immediately that T AB 0 = I and thus that both networks are isomorphic. Let us now calculate the tramline transformations.
In particular,
5 They considered the modified data manipulator rather than the butterfly network -these networks differ only in LPn. Thus the two networks are exactly equivalent. The tramline transformations required for the 16 × 16 case are presented below and are illustrated in Fig. 9 .
In general, it may easily be shown that
(16) A computer program implementing the above formula can readily calculate the transformations for arbitrarily large switches.
C. Equivalence of the baseline network and the butterfly network
Network A is the baseline network. Here DP = I and thus that both networks are isomorphic. Also:
where δ n−1 is the bit switch permutation defined in [8] .
Thus the two networks are isomorphic but not exactly equivalent. The tramline transformations required for the 32 × 32 case are presented below.
(17)
D. Equivalence of the baseline network and its reverse network
Network A is the baseline network so lsb A (k) = k. Network B is the reverse baseline network so lsb B (k) = k. Again it follows immediately that T AB 0 = I and thus that both networks are isomorphic. Also:
In particular, 
It may be shown that
Note that these are the same transformations required to convert the butterfly network to the Omega network.
E. Equivalence of the segmented two-shuffle network and the butterfly network
Attention is now given to a rather more complex problem, which is to establish that the segmented two-shuffle network is isomorphic to the butterfly network. From (6) ,
Working out the bit-shuffles performed by these downstream permutations is straightforward, if tedious. It may be shown that
where, for 0 < k < n − h:
and for n − h ≤ k < n:
To verify equivalence with the butterfly network, all that is required of the above results is the values of j for which s k j = 0. This gives:
Since lsb A (k) = lsb A (j) ⇔ k = j it follows immediately that the segmented two-shuffle is isomorphic to the butterfly network. This result was obtained far more compactly than that presented in [11] , which applied only for a single value of h. It also provides more insight into the operation of the switch, since it allows the routing algorithm to be inferred.
It was established earlier that for network B (the butterfly network), lsb
is defined by: (15) it follows that the required pattern of bits in the routing tag of the segmented two-shuffle network is given by:
Thus for the network in Fig. 6 the routing tag required is d 1 d 3 d 2 d 0 and for the network in [11] 
The general form for T AB k is rather complex. However it may easily be evaluated using (9) for specific networks. For example, the tramline transformations relating to the network in Fig. 6 are:
V. A graphical method for checking equivalence
The rule for any 2 n × 2 n network constructed using n stages of 2 × 2 switch elements to be equivalent to a butterfly network, if the interconnection patterns between stages are all bit-shuffling link permutations, is that lsb(k) = lsb(j) ⇔ k = j. In other words, the least significant bit of the input link address should map to a unique bit in the output link address, for each downstream permutation. This may be checked graphically as follows. At each stage of the switch, draw a line from the switch element output port corresponding to link address 00 . . . 01 (or 11 . . . 10), following the links between stages and passing straight through each downstream switch. If none of the resulting n lines converge, the network is equivalent to a butterfly network. This is illustrated in Figs. 3 and 4 . The butterfly network itself (Fig. 5 ) also has this property. This method may also be applied in synthesising new networks, for example by tweaking a single link permutation until the property holds.
VI. Conclusions
A novel method has been presented for investigating the equivalences between multi-stage networks, where the interconnections between stages are bit-shuffling permutations. It has been demonstrated that complex networks may be easily and systematically analysed using the approach presented in this paper. The key to the method is to devise a set of tramline transformations to demonstrate that two networks are isomorphic. The method also allows the routing algorithm for the network to be easily determined and suggests a graphical approach for checking equivalences. Clearly, extending the method to networks of k × k switch elements is straightforward, requiring only some enhanced notation to record k. It also has other areas of application, such as in sorting networks. The generality of the method means that it will be of use to the designers of optical multi-stage and multi-hop networks, when they encounter practical constraints which preclude the use of classical multi-stage designs such as the butterfly network.
The method requires extension if it is to be applied to networks where the link permutations are not restricted to the class of bit-shuffling permutations, such as the crossover network [16] , because of difficulties caused by a phenomenon the author calls tramline twisting. This will be the subject of a future paper. 
